Join the discussion
Write your take first — we'll ask for email only when you're ready to publish.
- Hacker News
- when I designed my own simple risc-v processor with just rv32i, i just compiled lua. Hassle freeby vrighter
- We got RISC-V support before an official 3.14t docker image.by saint-evan
- For quite some times I'm wondering how I could invest in RISC, or RISC related manufacturer but it looks like all companies are private.by greatgib
- Did they already test how the proposed jit fares on RISC-V?by Qem
- Odd they still have i686-pc-windows-msvc as Tier 1 *. Even Microsoft doesn't have any supported 32bit Windows versions anymore, and C extension modules likely follow Linux (where Python doesn't have any no supported i686 triplets in any tier). It would be more modern to demote its Tier and promote aarch64 Windows or wasm32 instead to Tier 1.by yyyk
- > RISC-V is now officially supported by CPython as a tier 3 platform!
That's significant, but tier 3 is still a caveat. Still allowed to break without blocking anything or being fixed as a priority.
by yjftsjthsd-h - CPython is written in C, did running it on Risc-V take more than a recompilation? Were there any surprises? Yes of course it needs testing and RISC-V in the CI stack, but I'd expect fairly smooth sailing.
- What RISC-V extensions is this built for? There is a target triple of riscv64-unknown-linux-gnu listed so i assume the baseline RV64GC that the Linux kernel is built against.
It makes sense to be conservative with a new architecture but new high performance RISC-V cores such as from SiFive[1] are going to meet RVA23. That standard has vector and bit manipulation extensions that could be used to improve performance with a python interpreter. I guess more testing needs to be done to see if raising the bar is useful.
by ironhaven